RECONFIGURABLE FIR FILTER DESIGN IN VERILOG

Using vertical-horizontal binary common sub expression elimination algorithm multiplication  and adder stage can be reduced.By using redundant binary number larger frequency generated.

RECONFIGURABLE FIR FILTER DESIGN IN VERILOG