ULTRA LOW ENERGY DESIGN IN VLSI

---> Single bit full adder,in combination of flip flop and multiplexer.
--->By using different clock cycles,n-bit Addition is possible
--->By using this single clock in single bit full adder AREA,DELAY,POWER is reduced.

ADDER ARCHITECTURE SUDY