FINAL YEAR VLSI PROJECTS
Friday, 27 November 2015
CMOS LOGIC NAND
NAND DESIGN:
--->It is the complement of AND gate.
--->The output Y=(Abar.Bbar)
FOR MORE REFERENCE CLICK HERE
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment