Friday, 27 November 2015

CMOS LOGIC NAND

NAND DESIGN:

--->It is the complement of AND gate.
--->The output Y=(Abar.Bbar)




FOR MORE REFERENCE CLICK HERE

No comments:

Post a Comment