HOW TO DESIGN ASYNCHRONOUS UP COUNTER?

ASYNCHRONOUS COUNTER:

                        Figure shows a 3-bit counter capable of counting from 0 to 7.he clock inputs of the three flip-flops are connected in cascade. The T input of each flip-flop is connected to a constant 1, which means that the state of the flip-flop will be toggled at each active edge (here, it is positive edge) of its clock. We assume that the purpose of this circuit is to count the number of pulses that occur on the primary input called Clock.Thus the clock input of the first flip-flop is connected to the Clock line. The other two flip-flops have their clock inputs driven by the Q output of the preceding flip-flop. Therefore, they toggle their states whenever the preceding flip-flop changes its state from Q=1to Q = 0, which results in a positive edge of the Q signal.

FOR MORE DETAILS CLICK HERE