CMOS TAPERED BUFFER DESIGN

CMOS BUFFER:

--->The buffer consists of a chain of inverter stages where width of each MOS transistor in a stage is increased by a constant factor (called taper factor) than that of the transistors in the previous stage.

--->The model is named as split capacitor model as output capacitance and input capacitance of each stage is modeled separately. 

--->The constant increase in width of transistors in each stage provides fixed ratio of output current drive to output capacitance and hence equal rise, fall, and delay times for each stage. Here Ci denotes the input capacitance of minimum size inverter, Cd denotes the drain capacitance of minimum size inverter, Cload denotes the load capacitance of the last stage inverter, N denotes number of stages in the buffer chain and F denotes the scaling factor per stage in the inverter buffer chain.  

FOR MORE REFERENCE CLICK HERE